

National Yang Ming Chiao Tung University Computer Architecture & System Lab

Lecture 6: Multi-Cycle CPU CS10014 Computer Organization

Tsung Tai Yeh Department of Computer Science National Yang Ming Chiao Tung University



Acknowledgements and Disclaimer

- Slides were developed in the reference with
 - CS 61C at UC Berkeley
 - https://inst.eecs.berkeley.edu/~cs61c/sp23/
 - CS 252 at UC Berkeley
 - https://people.eecs.berkeley.edu/~culler/courses/cs252-s05/
 - E85 at HMC
 - https://pages.hmc.edu/harris/class/e85/old/fall21/



Outline

- Single-Cycle Processor
- Multi-Cycle Processor

Application Software	>"hello world!"
Operating Systems	
Architecture	
Micro- architecture	
Logic	
Digital Circuits	
Analog Circuits	
Devices	-
Physics	



National Yang Ming Chiao Tung University Computer Architecture & System Lab

- Single-Cycle Processor
 - Separate instruction and data memories
 - Read the instruction memory and read or write the data memory all in one cycle
 - Require a clock cycle long enough to support the slowest instruction (memory load), even though most instructions could be faster
 - <u>3 adders (one in the ALU and two for the PC logic)</u>
 - Adders are relatively expensive circuits, especially if they must be fast



• Single-Cycle Processor



a. 3 adders
b. Separate
inst/data
memory



- Single-Cycle Processor controller
 - Decoder + combinational logic





- Multi-Cycle Processor
 - <u>Combined memory for both instructions and data</u> \rightarrow feasible
 - Read the instruction in one cycle, then read or write the data in a separate cycle
 - Break an instruction into multiple shorter steps
 - The processor can read or write the memory or register file or use the ALU
 - Simpler instructions can complete faster than complex ones
 - <u>One adder</u> -> reused on different steps



National Yang Ming Chiao Tung University Computer Architecture & System Lab

- Multi-Cycle Processor
 - <u>One adder</u> -> reused on different steps
 - Add a new nonarchitectural instruction register (IR) to hold intermediate results between steps



National Yang Ming Chiao Tung University Computer Architecture & System Lab

- Multi-Cycle Processor
 - The controller produces different signals on different steps during execution of a single instruction
 - Use a finite state machine (FSM) rather than combinational logic



MultiCycle Processor controller





Multi-Cycle Processor



a. no



Multi-Cycle State Elements

Replace separate Instruction and Data memories with a single unified memory – more realistic





Step 1: Read 1w instruction from Instr memory







- Step 1: Read Iw instruction from Instr memory
 - The PC contains the address of the instruction to execute
 - The PC is connected to the address input of the memory
 - The instruction is read and stored in IR so that it is available for future cycles
 - The IR receives an enable signal, called IRWrite, which is asserted when the IR should be loaded with a new instruction





Multi-Cycle Datapath: 1w

STEP 2: Read source operand from RF and extend immediate





- Step 2: read the source register (r1) base address
 - The bits of RD are connected to address input A1 of the register file
 - The register file reads the register into RD1
 - This value is stored in another nonarchitectural register, A





- Step 2: read the source register (r1) base address
 - The 12-bit immediate must be zero-extended to 32 bits
 - The 32-bit extended immediate is called ImmExt
 - Do we need to have a register to hold the this imm constant value?





- Step 2: read the source register (r1) base address
 - ImmExt is a combinational function of Instr and won't change while the current instruction is being processed
 - There is no need to dedicate a register to hold this constant value





Multi-Cycle Datapath: 1w

STEP 3: Compute the memory address





- Step 3: The address of the load is the sum of the based address and offset
 lw rd, imm(rs1)
 - Use an ALU to compute this sum
 - ALUControl is set to 00 to perform the addition
 - ALUResult is stored in an register called ALUOut





Multi-Cycle Datapath: 1w

STEP 4: Read data from memory





- Step 4: load data from the calculated address in memory
 - Add a <u>multiplexer</u> in front of the memory to choose the memory address, <u>Adr</u>, from either the PC or <u>ALUOut</u> based on the <u>AdrSrc</u> <u>select</u>





- Step 4: load data from the calculated address in memory
 - The data read from memory is stored in another nonarchitectural register, call Data
 - The address MUX permits us to reuse the memory during lw instr





- Step 4: AdrSrc must have different values on different steps
 - On a first step, the address is taken from the PC to fetch a Instr
 - On a later step, the address is taken from ALUOut to load data
 - The FSM controller generates these sequences of control signals





Multi-Cycle Datapath: 1w

STEP 5: Write data back to register file





- Step 5: The data is written back to the register file
 - Add a MUX on the Result bus to choose either ALUOut or Data before feeding Result back to the register file WD3 write port





- Step 5: The data is written back to the register file
 - The RegWrite signal is 1 to indicate register should be updated
 - While all this is happening, the processor must update the program counter by adding 4 to the old PC





Multi-Cycle Datapath: 1w

STEP 6: Increment PC: PC = PC+4





- Step 6: Increment PC: PC +=4
 - We <u>can use existing ALU</u> during fetch step because it is not busy
 - Add source MUX to choose PC and the constant 4 as ALU inputs





- Step 6: Increment PC: PC +=4
 - A MUX controlled by ALUSrcA chooses either PC or register A as SrcA





- Step 6: Increment PC: PC +=4
 - Another MUX controlled by ALUSrcB chooses either 4 or ImmExt as SrcB

RegWrite ImmSrc10 **PCWrite** AdrSrc IRWrite ALU SrcA1:0 ALUControl₂₀ ResultSrc1:0 ALU SrcB1r CLK CLK CLK CLK CLK WE WE3 CLK Rs1 19:15 SrcA RD1 PCNext Instr ALUResult ALUOut _00 A2 RD2 00 Instr / Data SrcB Memory 11:7 A3 Register WD WD3 File CLK Extend Imm Ext Data Result



- Step 6: Increment PC: PC +=4
 - To update the PC, the ALU adds SrcA (PC) to SrcB (4)
 - The result is written into the program counter





- Step 6: Increment PC: PC +=4
 - ResultSrc **MUX chooses the sum from** ALUResult **not** ALUOut
 - The PCWrite control signal enables the PC to be written only on certain cycles





Multi-Cycle Datapath: SW

Write data in rs2 to memory

S-Type					
31:25	24:20	19:15	14:12	11:7	6:0
imm _{11:5}	rs2	rs1	funct3	$\text{imm}_{4:0}$	ор
7 bits	5 bits	5 bits	3 bits	5 bits	7 bits
sw rs2 imm(rs1)					





- Step 1: Read a base address
 - Read a base address from port 1 (RD1) of the register file and extends the immediate
 sw rs2, imm(rs1)





- Step 1: Read a base address
 - The ALU adds the base address to the immediate to find the memory address sw rs2, imm(rs1)




Multi-Cycle Datapath: Instruction Fetch (sw)

- Step 2: Read RS2 from register file and write it into memory
 - The Rd is connected to the second port of the register file
 - When the register is read, it is stored in a register (WriteData)





Multi-Cycle Datapath: Instruction Fetch (sw)

- Step 2: Read RS2 from register file and write it into memory
 - The data is send to the write data port (WD) of the data memory to be written





Multi-Cycle Datapath: Instruction Fetch (sw)

- Step 2: Read RS2 from register file and write it into memory
 - The memory receives the MemWrite control signal to indicate that the write should occur





Multi-Cycle RISC-V Processor





Multi-Cycle Control

High-Level View Low-Level View CLK Zero **PCWrite** Branch **PCUpdate PCWrite** AdrSrc Control RegWrite **MemWrite** MemWrite Unit Main IRWrite **FSM IRWrite** ResultSrc_{1:0} ResultSrc_{1:0} ALUControl_{2:0} ALUSrcB1:0 op_{6:0} 5 ALUSrcA1:0 ALUSrcB_{1:0} 6:0 AdrSrc ор ALUSrcA_{1:0} **ALU Decoder** 14:12 14: 30 funct3 ALUOp_{1:0} ImmSrc_{1:0} same as funct7₅ RegWrite single-cycle ALU ALUControl_{2:0} funct32:0 Decoder Zero funct75 Zero Instr ImmSrc_{1:0} op_{6:0} Decoder



Multi-Cycle Control

- The multicycle controller
 - The controller produces a sequence of control signals
 - The combinational main decoder of the single-cycle processor is replaced with a <u>Main FSM</u> in the multicycle processor
 - The Main FSM is a <u>Moore machine</u>
 - The outputs are only a function
 - of the current state





Finite State Machine (FSMs)

- Next state determined by current state and inputs
- Two types of finite state machines differ in **output** logic:
 - Moore FSM: outputs depend only on current state
 - Mealy FSM: outputs depend on current state and inputs





Multi-Cycle Control: Instruction Decoder



ор	Instruction	ImmSrc
3	lw	00
35	SW	01
51	R-type	XX
99	beq	10



Multi-Cycle Control: Instruction Decoder

- The multicycle controller
 - The instruction decoder computes these signals
 - The ImmSrc is a function of Op rather the current state
 - The ALU Decoder and PC Logic are identical to those in the single-cycle processor
 - The Conditional Logic is almost identical to that of the singlecycle processor





Multi-Cycle Control: Instruction Decoder

- The multicycle controller
 - The NextPC signal forces a write to the PC when we compute PC+4





National Yang Ming Chiao Tung University Computer Architecture & System Lab

Multi-Cycle Control: Conditional Logic

- The multicycle controller
 - Delay CondEx by one cycle before sending it to PCWrite, RegWrite and MemWrite
 - Update conditional flags are not seen until the end of an instruction





Multi-Cycle Control: Main FSM



To declutter FSM:

- Write enable signals (RegWrite, MemWrite, IRWrite, PCUpdate, and Branch) are 0 if not listed in a state.
- Other signals are don't care if not listed in a state



Multi-Cycle Control: Main FSM

- The Main FSM
 - Produces multiplexer select, register enable, and memory write enable signals for the datapath
 - Enable signals (RegW, MemW, IRWrite, and NextPC) are list only when they are asserted; otherwise, they are 0

National Yang Ming Chiao Tung University Computer Architecture & System Lab

Datapath µOp

State

Multicycle Processor Main FSM

Fetch Instr \leftarrow Mem[PC]; PC \leftarrow PC+4 ALUOut ← PCTarget Decode Reset MemAdr ALUOut ← rs1 + imm MemRead Data ← Mem[ALUOut] S0: Fetcl MemWB rd ← Data AdrSrc = 0 S1: Decode IRWrite ALUSrcA = 01 MemWrite Mem[ALUOut] ← rd ALUSrcA = 00 ALUSrcB = 01 ExecuteR ALUOut ← rs1 op rs2 ALUSrcB =10 ALUOp = 00Executel ALUOut ← rs1 op imm ALUOp = 00ResultSrc = 10 ALUWB rd ← ALUOut PCUpdate, BEO ALUResult = rs1-rs2; if Zero, PC ← ALUOut op = 0000011 (lw)JAL $PC \leftarrow ALUOut; ALUOut \leftarrow PC+4$ op = **OD** = OD = op =0110011 0010011 1101111 OR 1100011 op = 0100011 (sw) (R-type) (I-type ALU) (jal) (beg) S2: MemAdr S6: ExecuteR S8: Executel S9: JAL S10: BEO ALUSrcA = 10 ALUSrcA = 10 ALUSrcA = 10 ALUSrcA = 01 ALUSrcA = 10 ALUSrcB = 01 ALUSrcB = 00 ALUSrcB = 01 ALUSrcB = 10 ALUSrcB = 00 ALUOp = 00ALUOp = 10ALUOp = 00ALUOp = 01ALUOp = 10 ResultSrc = 00 ResultSrc = 00 PCUpdate Branch op =op = 0100011 0000011 (lw) 🖣 (sw) S3: MemRead S5: MemWrite S7: ALUWB ResultSrc = 00 ResultSrc = 00 ResultSrc = 00 AdrSrc = 1AdrSrc = 1 RegWrite MemWrite S4: MemWB ResultSrc = 01 ReaWrite



Main FSM: Fetch

- The first step for any instruction
 - Fetch the instruction from memory at the address held in the PC
 - To increment the PC to the next instruction
 - The FSM enters this Fetch state on reset





Reset

S0: Fetch

Main FSM: Fetch

S0: Fetch

AdrSrc = 0

IRWrite

AdrSrc

CLK

EN

PCNext PC

CLK

Contro

Unit

OD

funct3

Zero

ALUSrcB

ImmSrc₁₀

CLK

A1

A2

A3

WD3

Extend

ImmExt

Rs1

Rs2

Rd

funct75 RegWrite

PCWrite

MemWrite

AdrSro

IRWrite

14:12

19:15

24:20

11:7

31:7

Instr

30

CLK

ΕN

CLK

Data

0

CLK

WE

Instr / Data

Memory

WD

To read memory, $AdrSrc = 0 \rightarrow the$ address is taken from the PC IRWrite is asserted to write Inst ResultSrc₁₄ **ALUControl**₂ into Insr Reg ALUSrcA1:0 хх хх ххх xx хх Zero CLK 00 01 \bigtriangledown CLK WE3 RD1 SrcA ALUOut ⊃ ALUResult RD2 00 SrcB 01 Write Data Register File

Result



Main FSM: Fetch

- The first step for any instruction
 - ALUSTCA = 10, so STCA comes from the PC
 - ALUSTCB = 10, so STCB is the constant 4
 - ALUOp = 0, so the ALU produces ALUControl = 00 to make the ALU add
 - To update the PC with PC+4, ResultSrc = 1 Reset
 to choose the ALUResult
 - NextPC = 1 to enable PCWrite





Main FSM: Decode





Main FSM: Decode

- The second step is to decode the instruction
 - Read the register file and/or immediate
 - The registers and immediate are select based on RegSrc and ImmSrc, which are computed by the <u>Instr Decoder</u> based on Inst

S1: Decode ALUSrcA = 10ALUSrcB = 10ALUOp = 0ResultSrc = 10



Main FSM: Decode

- The FSM proceeds to one of several possible states
 - Depending on Op and Funct that are examined during the Decode
 - If the instruction is a memory load or store
 - Compute the address by adding these base address to the zeroextended offset
 - ALUSTCA = 10 to select the base address from the register file
 - ALUSTCB = 01 to select ImmExt
 - ALUOp = 0 so the ALU adds
 - The effective address is stored in the ALUOut register for use on the next step



Main FSM: MemAdr

- The FSM for memory read computation
 - If the instruction is a memory load or store
 - S2: computes the memory address





Main FSM: Address





Main FSM: MemRead

- Read data from the memory and write it to the Reg
 - To read from the memory
 - ResultSrc = 00, AdrSrc = 1 to select the memory address that was just computed and saved in ALUOut
 - The address in memory is read and saved in the Data register during the MemRead step





Main FSM: Read Memory





Main FSM: Read Memory Datapath





Main FSM: MemWB

- Data is written to the register file
 - ResultSrc = 01 to choose Result from Data and RegW is asserted to write the register file – completing lw instruction
 - Finally, the FSM returns to the Fetch state to start the next instruction





National Yang Ming Chiao Tung University Computer Architecture & System Lab

Main FSM: Write RF





Main FSM: Write RF Datapath





National Yang Ming Chiao Tung University Computer Architecture & System Lab

Main FSM: Fetch Revisited

Calculate PC+4 during Fetch stage (ALU isn't being used)





Main FSM: Fetch (PC+4) Datapath





Main FSM: MemWrite

- In sw instruction
 - The data read from the second port of the register file is simply written to memory
 - In this MemWrite state
 - ResultSrc = 00 and AdrSrc = 1 to select the address computed in the MemSrc state and save in ALUQUE
 - MemW is asserted to write the memory

S5: MemWrite ResultSrc = 00 AdrSrc = 1 MemW



Main FSM: sw





Main FSM: sw Datapath





National Yang Ming Chiao Tung University Computer Architecture & System Lab

Main FSM: R-Type Execute





Main FSM: R-Type Execute Datapath





National Yang Ming Chiao Tung University Computer Architecture & System Lab

Main FSM: R-Type ALU Write Back




Main FSM: R-Type Writeback Datapath





Main FSM: beq

- Need to calculate:
 - Branch Target Address
 - rs1 rs2 (to see if equal)
- ALU isn't being used in Decode stage
 - Use it to calculate Target Address (PC + imm)



Main FSM: Decode Revisited





Main FSM: Decode (Target Address)





Main FSM: beq



Main FSM: beq Datapath





Main FSM: I-Type ALU Execute



Main FSM: I-Type ALU Exec. Datapath





Main FSM: jal





Main FSM: jal Datapath





Datapath µOp

State

Multicycle Processor Main FSM

Fetch Instr \leftarrow Mem[PC]; PC \leftarrow PC+4 ALUOut ← PCTarget Decode Reset MemAdr ALUOut ← rs1 + imm MemRead Data ← Mem[ALUOut] S0: Fetcl MemWB rd ← Data AdrSrc = 0 S1: Decode IRWrite ALUSrcA = 01 MemWrite Mem[ALUOut] ← rd ALUSrcA = 00 ALUSrcB = 01 ExecuteR ALUOut ← rs1 op rs2 ALUSrcB =10 ALUOp = 00Executel ALUOut ← rs1 op imm ALUOp = 00ResultSrc = 10 ALUWB rd ← ALUOut PCUpdate, BEO ALUResult = rs1-rs2; if Zero, PC ← ALUOut op = 0000011 (lw)JAL $PC \leftarrow ALUOut; ALUOut \leftarrow PC+4$ op = **OD** = OD = op =0110011 0010011 1101111 OR 1100011 op = 0100011 (sw) (R-type) (I-type ALU) (jal) (beg) S2: MemAdr S6: ExecuteR S8: Executel S9: JAL S10: BEO ALUSrcA = 10 ALUSrcA = 10 ALUSrcA = 10 ALUSrcA = 01 ALUSrcA = 10 ALUSrcB = 01 ALUSrcB = 00 ALUSrcB = 01 ALUSrcB = 10 ALUSrcB = 00 ALUOp = 00ALUOp = 10ALUOp = 00ALUOp = 01ALUOp = 10 ResultSrc = 00 ResultSrc = 00 PCUpdate Branch op =op = 0100011 0000011 (lw) 🖣 (sw) S3: MemRead S5: MemWrite S7: ALUWB ResultSrc = 00 ResultSrc = 00 ResultSrc = 00 AdrSrc = 1AdrSrc = 1 RegWrite MemWrite 88 S4: MemWB ResultSrc = 01 ReaWrite



Processor Performance

Program Execution Time

- = (#instructions)(cycles/instruction)(seconds/cycle)
- = # instructions x CPI x T_C



Single-Cycle Performance

• Single-cycle critical path:

 $T_{c1} = t_{pcq_PC} + t_{mem} + \max[t_{RFread}, t_{dec} + t_{ext} + t_{mux}] + t_{ALU} + t_{mem} + t_{mux} + t_{RFsetup}$

- Typically, limiting paths are:
 - memory, ALU, register file

$$-T_{c1} = t_{pcq_PC} + 2t_{mem} + t_{RFread} + t_{ALU} + t_{mux} + t_{RFsetup}$$



Single-Cycle Performance Example

Element	Parameter	Delay (ps)
Register clock-to-Q	t_{pcq_PC}	40
Register setup	t _{setup}	50
Multiplexer	t _{mux}	30
ALU	t _{ALU}	120
Decoder (Control Unit)	t _{dec}	35
Memory read	t _{mem}	200
Register file read	<i>t</i> _{RFread}	100
Register file setup	<i>t_{RFsetup}</i>	60

Single-Cycle Performance Example

Element	Parameter	Delay (ps)
Register clock-to-Q	t_{pcq_PC}	40
Register setup	t _{setup}	50
Multiplexer	t _{mux}	30
ALU	t _{ALU}	120
Decoder (Control Unit)	t _{dec}	35
Memory read	t _{mem}	200
Register file read	t _{RFread}	100
Register file setup	<i>t_{RFsetup}</i>	60

 $T_{c1} = t_{pcq_PC} + 2t_{mem} + t_{RFread} + t_{ALU} + t_{mux} + t_{RFsetup}$

= [40 + 2(200) + 100 + 120 + 30 + 60] ps = **750** ps



Single-Cycle Performance Example

Program with 100 billion instructions:

Execution Time = # instructions x CPI x T_C = $(100 \times 10^9)(1)(750 \times 10^{-12} \text{ s})$ = 75 seconds

Multicvcle Processor Performance

Instructions take different number of cycles:



Multicycle Processor Critical Path





- Assumptions:
 - RF is faster than memory
 - writing memory is faster than reading memory
- Two possibilities:
 - Read memory (MemRead state)
 - PC = PC + 4 path (Fetch state)



Option 1: Read memory (MemRead state)



$$T_{c2} = t_{pcq} + t_{mux} + t_{mux} + t_{mem} + t_{setup}$$



Option 1: Read memory (MemRead state)



$$T_{c2} = t_{pcq} + t_{mux} + t_{mux} + t_{mem} + t_{setup}$$

= $t_{pcq} + 2t_{mux} + t_{mem} + t_{setup}$



Option 2: PC = PC + 4 path (Fetch state)



$$T_{c2} = t_{pcq} + t_{mux} + t_{ALU} + t_{mux} + t_{setup}$$



Option 2: PC = PC + 4 path (Fetch state)



$$T_{c2} = t_{pcq} + t_{mux} + t_{ALU} + t_{mux} + t_{setup}$$

= $t_{pcq} + 2t_{mux} + t_{ALU} + t_{setup}$



Multicycle Processor Critical Path

- Two possibilities:
 - Read memory (MemRead state)
 - PC = PC + 4 path (Fetch state)

$$T_{c2} = t_{pcq} + 2t_{mux} + \max[t_{ALU}, t_{mem}] + t_{setup}$$



Multicycle Performance Example

Element	Parameter	Delay (ps)
Register clock-to-Q	$t_{pcq PC}$	40
Register setup	t _{setup}	50
Multiplexer	t _{mux}	30
AND-OR gate	t _{AND-OR}	20
ALU	t _{ALU}	120
Decoder (control unit)	t _{dec}	35
Memory read	t _{mem}	200
Register file read	<i>t_{RFread}</i>	100
Register file setup	<i>t_{RFsetup}</i>	60

$$T_{c2} = t_{pcq} + 2t_{mux} + \max[t_{ALU}, t_{mem}] + t_{setup}$$

= (40 + 2(30) + 200 + 50) ps = **350 ps**



- Instructions take different number of cycles:
 - 3 cycles: beq
 - 4 cycles: R-type, addi, sw, jal
 - 5 cycles: lw
- CPI is weighted average
- SPECINT2000 benchmark:
 - 25% loads
 - 10% stores
 - 13% branches
 - 52% R-type

Average CPI = (0.13)(3) + (0.52 + 0.10)(4) + (0.25)(5) = 4.12



Multicycle Performance Example

For a program with **100 billion** instructions executing on a **multicycle** RISC-V processor

- **CPI** = 4.12 cycles/instruction
- Clock cycle time: T_{c2} = 350 ps

Execution Time = (# instructions) × CPI × T_c = (100 × 10⁹)(4.12)(350 × 10⁻¹²) = 144 seconds

This is slower than the single-cycle processor (75 sec.) Why? 100



Multicycle Performance Example

- In this case, the multicycle processor is slower than the single-cycle processor, why?
 - Not all steps the same length
 - Sequencing overhead for each step $(t_{pcq}+t_{setup}) = (40+50 = 90)$



Processor Comparison





Single Cycle

One cycle/instruction Long clock period Separate I and D Mem Combinational controller Architectural State Only

Multicycle

3-5 cycles/instruction Shorter clock period Unified Memory FSM controller Extra state