

#### Lecture 4: ISA II

#### **CS10014 Computer Organization**

Tsung Tai Yeh Department of Computer Science National Yang Ming Chiao University



# Acknowledgements and Disclaimer

- Slides were developed in the reference with
  - CS 61C at UC Berkeley
    - https://inst.eecs.berkeley.edu/~cs61c/sp23/
  - CS 252 at UC Berkeley
    - <u>https://people.eecs.berkeley.edu/~culler/courses/cs252-s05/</u>
  - CSCE 513 at University of South Carolina
    - https://passlab.github.io/CSCE513/



## Outline

- Function call
- Recursive Function
- Machine Language
  - Instruction types and formats
  - Interpreting machine code
  - Addressing modes

Application Software	>"hello world!"
Operating Systems	
Architecture	
Micro- architecture	
Logic	
Digital Circuits	
Analog Circuits	
Devices	-
Physics	



# The Program Memory Layout

- A stored-program
  - Stores both data and code on memory
  - The code space is a memory space
    - stores program codes (the lowest address)
  - The static data space is a memory space
    - Store the program static data (global variables)
  - The heap space is a memory space
    - Managed by the memory allocation library (malloc())





# The Program Memory Layout

- A stored-program
  - The stack space is a memory space
    - Stores the program stack
    - Usually placed at the end (high addresses) of the memory





- Active routine is a routine (function)
  - Was invoked but didn't return yet
  - For example:
    - The routine fun is invoked by the bar routine, which also becomes active
    - The routine bar is invoked by the routine main
    - Initially, the main routine is active

```
i int a = 10;
28
 a int main()
a 1
       return bar() + 2;
a 1
  int bar()
       return fun() + 4;
8
10
  int fun()
12
       return a:
1.3
14 J
```



- The set of active routines increases
  - Whenever <u>a routine is invoked</u>
- The set of active routines decreases
  - Whenever <u>a routine returns</u>
- The most natural data structure to keep track of active routines is a stack



- The program stack
  - A stack data structure that <u>stores information belonging to</u> <u>active routines</u>
    - Local variables, parameters, and return addresses
  - The program stack is stored in the main memory
  - Whenever a routine is invoked
    - Push the information belonging to the routine on the top of the stack, which causes it to grow
  - <u>When a routine returns</u>
    - Drop the contents at the top of the stack



- The stack pointer
  - A pointer to the top of the stack
  - Stores the address of the top of the stack
  - Growing or shrinking the stack is performed by adjusting the stack pointer
  - In RISC-V, the stack pointer is stored by register sp



- The stack pointer
  - How to push the contents of register a0 into stack
    - First, the stack pointer is decreased to allocate space (4 bytes)
    - The contents of register a0 (4 bytes) are stored on the top of the program stack using the sw instruction

addi	sp, sp	> <b>,</b> −4	#	allocate stack space
SW	a0, 0	(sp)	#	store data into stack



- Grows down (from higher to lower memory addresses)
- Stack pointer: sp points to top of the stack





- The stack pointer
  - How to pop a value from the top of the stack into register a0?
    - First, the value on the top of the program stack is loaded into register a0 (4 bytes) using the 1w instruction
    - Second, the stack pointer is increased to deallocate the space (4 bytes)

lw	a0, 0(sp	#	retrieve	data	from	stack
addi	sp, sp,	1 #	deallocat	ce spa	ace	



- Caller: calling function (in this case, main)
- Callee: called function (in this case, sum)

```
C Code
void main()
{
  int v;
  y = sum(42, 7);
  . . .
int sum(int a, int b)
  return (a + b);
```



#### • Caller:

- Pass arguments to callee
- Jumps to callee
- Callee:
  - Performs the function
  - Returns result to caller
  - Returns to point of caller
  - Must not overwrite registers or memory needed by caller



## **RISC-V** Function Conventions

- Call Function: jump and link (jal)
- Return from function: jump register (jr ra)
- Arguments: a0 a7
- Return value: a0

Name	Register Number	Usage
zero	x0	Constant value 0
ra	x1	Return address
sp	x2	Stack pointer
grp.	x3	Global pointer
tp	x4	Thread pointer
t0-2	x5-7	Temporaries
s0/fp	x8	Saved register / Frame pointer
s1	x9	Saved register
a0-1	x10-11	Function arguments / return values
a2-7	x12-17	Function arguments
s2-11	x18-27	Saved registers
t3-6	x28-31	Temporaries



C Code	RISC-V assembly code								
<u>int</u> main() {									
simple();	0x00000300 main:	jal	ra,	simple #	call				
a = b + c;	0x0000304	add	s0,	s1, s1					
}									
<pre>void simple() {    return; }</pre>	0x0000051c simple:	jr	ra	# retu	ırn				

#### void means that simple doesn't return a value



```
jal ra, simple:
    ra = PC + 4 (0x00000304)
    jumps to simple label (PC = 0x0000051c)
jr ra:
    PC = ra (0x00000304)
```



C Code	<b>RISC-V</b> assembly code				
int main() {					
simple();	0x00000300 main:	jal	simple		# call
a = b + c;	0x0000304	add	s0, s1,	s1	
}					
<pre>void simple() {</pre>					
return;	0x0000051c simple:	jr	ra	#	return
}					

- Preferred instruction:
  - jal simple a pseudo-instruction for jal ra, simple
  - Pseudo-instructions are not actual RISC-V instructions but they are often simpler for the programmer
  - They are converted to real RISC-V instructions by the assembler



## **Passing Parameters to Routines**

- Passing parameters
  - Before invoking a routine, the caller must set the parameters
  - Place parameters a-h on register a[0-7]
  - The 9<sup>th</sup> and 10<sup>th</sup> parameters are pushed into the stack

1	$\operatorname{int}$	sum10(int	а.,	int	Ъ,	int	с,	int	<b>d</b> ,	int	е,
2		int	f,	$\operatorname{int}$	8,	$\operatorname{int}$	h,	$\operatorname{int}$	i,	$\operatorname{int}$	j);

1	# sum10(10,20,30,	40,50,60,70,80,90,100);
2	main:	
а	li a0, 10	# 1st parameter
4	li a1, 20	# 2nd parameter
5	li a2, 30	# 3rd parameter
6	li a3, 40	# 4th parameter
7	li a4, 50	# 5th parameter
8	li a5, 60	# 6th parameter
	li a6, 70	# 7th parameter
10	li a7, 80	# 8th parameter
11	addi sp, sp, -8	# allocate stack space for two parameters
12	li t1, 100	# push the 10th parameter
13	sw t1, 4(sp)	
14	li t1, 90	# push the 9th parameter
15	sw t1, 0(sp)	
16	jal sum10	# invoke sum10
17	addi sp, sp, 8	# deallocate the parameters from stack
18	ret	

National Yang Ming Chiao Tung University Computer Architecture & System Lab



# Passing Parameters to Routines

- Passing parameters
  - The sum10 was invoked must retrieve parameters from registers and stack
  - The 9<sup>th</sup> and 10<sup>th</sup> parameters from the stack into register t1 and t2
  - <u>The caller routine must pop</u> the values from the stack

1	int	suni	<b>0(i</b> )	nt a	۹,	int	Ъ,	int	с,	$\operatorname{int}$	<b>d</b> ,	$\operatorname{int}$	e,
$^{2}$			iı	nt i	Ι,	int	<b>g</b> ,	$\mathbf{int}$	h,	int	i,	int	j);
1	sum10	0:											
2	1w	t1,	0(s)	p)	#	<b>1</b> 0a	d tì	ie 9t	h p	aran	eter	r int	o ti
3	19	t2,	4(s)	p)	#	10a	d tì	ne 10	th	para	nete	er in	to t2
4	add	a0,	a0,	<b>a1</b>	#	sum	. ali	l par	ame	ters			
5	add	a0,	a0,	a2									
0	add	a0,	а0,	aЗ									
7	add	a0,	a0,	$\mathbf{a4}$									
8	add	a0,	a0,	<b>a</b> 5									
0	add	a0,	a0,	<b>a</b> 6									
10	add	a0,	a0,	<b>a7</b>									
n.	add	a0,	a0,	t1									
12	add	a0,	a0,	t2	#	pla	ce i	etur	n v	alue	on	a.0	
1.3	$\mathbf{ret}$				#	ret	urn						



# **Returning Values from Routines**

- Passing parameters
  - Parameter v is passed into register a0
  - How to invoke the pow2 routine to compute the square of 32

```
RISC-V Assembly Code
```

main:

```
li a0,32 #set the parameter with value 32
```

- jal pow2 # invoke pow2
- ret # return

```
C Code
    int pow2 (int v)
        return v*v;
RISC-V Assembly Code
Pow2:
 mul a0,a0,a0 #a0:= a0 * a0
                 # return
  ret
```



National Yang Ming Chiao Tung University Computer Architecture & System Lab

## **Returning Values from Routines**

- Reference parameters
  - A reference is a memory address
  - The information passed into or out of the routine must be located in the memory

```
RISC-V Assembly Code
```

```
.data
```

```
y: .skip 4
```

```
.text
```

Main:

```
r *v = *v + 1;
ated }
RISC-V Assembly Code
inc:
    lw a1,(a0) #a1 := *v
    addi a1, a1, 1 #a1:= a1+1
    sw a1, (a0) #*v:= a1
    ret
```

int inc (int\* v)

C Code

la a0,y #set the parameter with address of y
jal inc #a1:= a1+1
ret



#### Input Arguments & Return Value C Code int main() { int y; . . . y = diffofsums(2, 3, 4, 5); // 4 arguments. . . int diffofsums (int f, int g, int h, int i) { int result; result = (f + q) - (h + i);return result; // return value



#### Input Arguments & Return Value

	RISC # s7	-V as = у	sem	bly co	bde	e jal diffofsums is pseudocode for	
	main	:				jal ra, diffofsum	s
	• •	•					
	addi	a0,	zer	o <b>,</b> 2	#	argument 0 = 2	
	addi	a1,	zer	o <b>,</b> 3	#	argument 1 = 3	
	addi	a2,	zer	o <b>,</b> 4	#	argument 2 = 4	
	addi	a3,	zer	o <b>,</b> 5	#	argument 3 = 5	
	jal	dif	fofsu	ums	#	call function	
	add	s7,	a0,	zero	#	y = returned value	
		•					
	# s3	= re	esult	t			
	diff	ofsu	ns:				
	add	t0,	a0,	al	#	t0 = f + g	
	add	t1,	a2,	a3	#	t1 = h + i	
	sub	s3,	t0,	t1	#	result = (f + g) - (h + i)	
	add	a0,	s3,	zero	#	put return value in a0	
ſ	jr	ra			#	return to caller	



#### Input Arguments & Return Value

RISC-V assembly code

# s3 = result

diffofsums:

add t0, a0, a1 # t0 = f + g add t1, a2, a3 # t1 = h + i sub s3, t0, t1 # result = (f + g) - (h + i) add a0, s3, zero # put return value in a0 jr ra # return to caller

- diffofsums overwrote 3 registers: t0, t1, s3
- diffofsums can use the stack to temporarily store registers



## Storing Register Values on the Stack

diffofsums:

Г			10	ш	
L	ac	<u>iai sp</u> ,	<u>sp</u> , -12	#	make space on stack to
L				#	store three registers
L	SW	<u>i</u> s3,	8 ( <u>sp</u> )	#	save s3 on stack
L	SV	<u>t</u> t0,	4 ( <u>sp</u> )	#	save t0 on stack
L	SV	<u>t</u> 1,	0 (sp)	#	save t1 on stack
	ac	ld t0,	a0, a1	#	t0 = f + g
	ac	ld t1,	a2, a3	#	t1 = h + i
	su	ıb s3,	t0, t1	#	result = (f + g) - (h + g)
	ac	ld a0,	s3, zero	#	put return value in a0
ſ	ly	ι t1,	0 (sp)	#	restore \$t1 from stack
	lw	<u>t</u> t0,	4 ( <u>sp</u> )	#	restore \$t0 from stack
	lw	<u>z</u> s3,	8 ( <u>sp</u> )	#	restore \$s3 from stack
	ad	ldi sp,	<u>sp</u> , 12	#	deallocate stack space
	jr	ra ra		#	return to caller

<sup>#</sup> s3 = result



### The Stack During diffofsums Call





## **Register Saving Conventions**

Preserved	Nonpreserved
Callee-Saved	Caller-Saved
s0-s11	t0-t6
sp	ra
stack above sp	a0-a7
	stack below sp



## Storing Saved Registers on the Stack

# s3 = result

diffofsums:

addi	sp,	<u>sp</u> , -4	#	make space on stack to		
			#	store one register		
SW	<b>s</b> 3,	0 ( <u>sp</u> )		save s3 on stack		
add	t0,	a0, a1	#	t0 = f + g		
add	t1,	a2, a3	#	t1 = h + i		
sub	s3,	t0, t1	#	result = (f + g) - (h + g)		
add	a0,	s3, zero	#	put return value in a0		
lw	<b>s</b> 3,	0 ( <u>sp</u> )	#	restore \$s3 from stack		
addi	sp,	<u>sp</u> , 4	#	deallocate stack space		
jr	ra		#	return to caller		



#### **Optimized diffofsums**

# a0 = result

diffofsums:

add t0, a0, a1 # t0 = f + g

add t1, a2, a3 # t1 = h + i

sub a0, t0, t1 # result = (f + g) - (h + i)

jr ra # return to caller



#### **Non-Leaf Function Calls**

#### Non-leaf function:

a function that calls another function

fι	unc1:				
	addi	sp,	<u>sp</u> , -4	#	make space on stack
	SW	ra,	0 ( <u>sp</u> )	#	save <u>ra</u> on stack
	jal	func	c2		
	lw	<u>ra</u> ,	0 ( <u>sp</u> )	#	restore ra from stack
	addi	sp,	<u>sp</u> , 4	#	deallocate stack space
	jr	ra		#	return to caller



## **Function Call Summary**

#### • Caller

- Put arguments in a0-a7
- Save any needed registers (ra, maybe t0-t6)
- Call function: jal callee
- (Possibly restore registers)
- Look for result in a0

#### Callee

- Save registers that might be disturbed (s0-s11)
- Perform function
- Put result in a0
- Restore registers
- Return: jr ra



```
int factorial(int n) {
    if (n <= 1)
        return 1;
    else
        return (n * factorial(n - 1));
}</pre>
```



0x8500 factoria 0x8504 0x8508	al: addi sp, sp, -8 sw a0, 4(sp) sw ra, 0(sp)	# make room for a0, <u>ra</u>
0x850C	addi t0, zero, 1	# temporary = 1
0x8510	bgt a0, t0, else	e # if n>1, go to else
0x8514	addi a0, zero, 1	<pre># otherwise, return 1</pre>
0x8518	<u>addi sp, sp,</u> 8	# restore <u>sp</u>
0x851C	jr ra	# return
0x8520 else:	<u>addi</u> a0, a0, -1	# n = n - 1
0x8524	jal factorial	<pre># recursive call</pre>
0x8528	<u>lw ra</u> , 0( <u>sp</u> )	# restore <u>ra</u>
0x852C	<u>lw</u> t1, 4( <u>sp</u> )	# restore n into t1
0x8530	addi sp, sp, 8	# restore <u>sp</u>
0x8534	<u>mul</u> a0, t1, a0	# a0 = n*factorial(n-1)
0x8538	jr ra	# return



What does the stack look like when executing factorial (3)?

0x8500	factorial:	addi	sp,	sp,	-8
0x8504		SW	a0,	4(sp	)
0x8508		SW	ra,	0(sp	)
0x850C		addi	t0,	zero	, 1
0x8510		bgt	a0,	t0,	else
0x8514		addi	a0,	zero	, 1
0x8518		addi	sp,	sp,	8
0x851C		jr	ra		
0x8520	else:	addi	a0,	a0,	-1
0x8524		jal	fact	toria	l
0x8528		lw	ra,	0(sp	)
0x852C		lw	t1,	4(sp	)
0x8530		addi	sp,	sp,	8
0x8534		mul	a0,	t1,	a0
0x8538		jr	ra		

Address Data





Stack (a) before, (b) during, and (c) after recursive call.




# Machine Language

- Binary representation of instructions
- Computers only understand 1's and 0's
- 4 Types of Instruction Formats
  - R-Type
  - I-Type
  - S/B-Type
  - U/J-Type



# R-Type

- Register-type
- 3 register operands:
  - rs1, rs2: source registers
  - rd: destination register
- Other fields:
  - op: the operation code or opcode
  - Funct7, func3:
    - The function (7 bits and 3-bits, respectively)
    - With opcode, tells computer what operation to perform

R-Type							
31:25	24:20	19:15	14:12	11:7	6:0		
funct7	rs2	rs1	funct3	rd	ор		
7 bits	5 bits	5 bits	3 bits	5 bits	7 bits		



R-Type



M	ac	hi	ne	Co	de
	ac		IIC.	00	ue

funct7	rs2	rs1	funct3	rd	ор	
0000 000	10100	10011	000	10010	011 0011	(0x01498933)
0100 000	00111	00110	000	00101	011 0011	(0x407302B3)
7 bits	5 bits	5 bits	3 bits	5 bits	7 bits	

Note the order of registers in the assembly code:



R-Type

Assembly		Field Values									
			funct7	rs2	rs1	funct3	rd	ор			
sll	s7, t0,	s1	0	9	5	1	23	51	sll	<b>x</b> 23, <b>x</b> 5	, x9
xor	s8, s9,	s10	0	26	25	4	24	51	xor	x24, x2	5, <b>x</b> 26

7 bits 5 bits 5 bits 3 bits 5 bits 7 bits

#### **Machine Code**

funct7	rs2	rs1	funct3	rd	ор	
0000 000	01001	00101	001	10111	011 0011	(0x00929BB3)
0000 000	11010	11001	100	11000	011 0011	(0x01ACCC33)
0100 000	11101	00111	101	00110	001 0011	(0x41D3D313)
7 bits	5 bits	5 bits	3 bits	5 bits	7 bits	



- I-Type
  - Immediate-type



- 3 register operands:
  - rs1: register source operand
  - rd: register destination operand
  - imm: 12-bit two's complement immediate
- Other fields:
  - op: the operation code or opcode
  - Funct3:
    - The function (3-bit function code)
    - With opcode, tells computer what operation to perform



I-Type

	imm <sub>11:0</sub>	rs1	funct3	rd	ор		
addi s0, s1, 12	12	9	0	8	19	addi	x8, x9, 12
addi s2, t1, -14	-14	6	0	18	19	addi	x18, x6, -14
lw t2, -6(s3)	-6	19	2	7	3	lw	x7, -6(x19)
lh s1, 27(zero)	27	0	1	9	3	1h	x9, 27(x0)
lb s4, 0x1F(s4)	0x1F	20	0	20	3	1ь	x20, 0x1F(x20)
L	12 bits	5 bits	3 bits	5 bits	7 bits	1	

**Field Values** 

#### Assembly

#### Machine Code

Note the differing order of operands in assembly and machine codes:

addi	rd,	rs1,	imm
lw	rd,	imm()	rs1)

imm <sub>11:0</sub>	rs1	funct3	rd	ор	
0000 0000 1100	01001	000	01000	001 0011	(0x00C48413)
1111 1111 0010	00110	000	10010	001 0011	(0xFF230913)
1111 1111 1010	10011	010	00111	000 0011	(0xFFA9A383)
0000 0001 1011	00000	001	01001	000 0011	(0x01B01483)
0000 0001 1111	10100	000	10100	000 0011	(0x01FA0A03)
12 bits	5 bits	3 bits	5 bits	7 bits	



# S-Type

• Store-type

- $\begin{array}{c|cccccc} & S-Type \\ \hline & 31:25 & 24:20 & 19:15 & 14:12 & 11:7 & 6:0 \\ \hline & imm_{11:5} & rs2 & rs1 & funct3 & imm_{4:0} & op \\ \end{array}$
- 3 register operands
   7 bits
   5 bits
   5 bits
   5 bits
   5 bits
   5 bits
   5 bits
   7 bits
  - rs1: base register
  - rs2: value to be stored to memory
  - imm: 12-bit two's complement immediate
- Other fields:
  - op: the operation code or opcode
  - Funct3:
    - The function (3-bit function code)
    - With opcode, tells computer what operation to perform



S-Type



#### **Machine Code**

**Note** the differing order of operands in assembly and machine codes:

sw rs2, imm(rs1)

imm <sub>11:5</sub>	rs2	rs1	funct3	imm <sub>4:0</sub>	ор	
1111 111	00111	10111	010	11010	010 0011	(0xFE7BAD23)
0000 000	10100	00101	001	10111	010 0011	(0x01429BA3)
0000 001	11110	00000	000	01101	010 0011	(0x03E006A3)
7 bits	5 bits	5 bits	3 bits	5 bits	7 bits	

44



# **B-Type**

- Branch-type
- rs2 imm<sub>12,10:5</sub> 7 bits 5 bits • 3 register operands:
  - rs1: register source 1
  - rs2: register source 2
  - imm: 12-bit two's complement immediate address offset

24:20

31:25

**B-Type** 

14:12

funct3

3 bits

11:7

 $\lim_{t \to 0} \max_{4:1,11}$ 

5 bits

6:0

op

7 bits

19:15

rs1

5 bits

- Other fields:
  - op: the operation code or opcode
  - Funct3:
    - The function (3-bit function code)
    - With opcode, tells computer what operation to perform



B-Type

- The 12-bit immediate encodes where to branch (relative to the branch instruction)
  - Example:

# RISC-V Assembly
 beq s0, t5, L1
 add s1, s2, s3
 sub s5, s6, s7
 lw t0, 0(s1)
L1:
 addi s1, s1, -15

L1 is 4 instructions (i.e., **16 bytes**) past beq

imm = 160000001000bit number121110987654321



B-Type



#### Machine Code

imm = 16

bit number

imm <sub>12,10:5</sub>	rs2	rs1	funct3	imm <sub>4:1,11</sub>	ор	
0000 000	11110	01000	000	1000 <b>0</b>	110 0011	(0x01E40863)
7 bits	5 bits	5 bits	3 bits	5 bits	7 bits	

0 0 0 0 0 0 0 0 1 0 0 0 12 11 10 9 8 7 6 5 4 3 2 1

**Note** the differing order of operands in assembly and machine codes:

beg rs1, rs2,  $imm_{12:1}$ 



U-Type

- Upper-immediate Type
- Used for load upper immediate (lui)
- 2 operands
  - rd: destination register
  - Imm<sub>31:12</sub>: upper 20 bits of 1 32-bit immediate
- Other fields:
  - op: the operation code or opcode tells computer what operation to perform
     U-Type



48



Assembly

U-Type

#### **Field Values**

			imm <sub>31:12</sub>	rd	ор
lui	s5,	0x8CDEF	0x8CDEF	21	55
(lui	x21,	0x8CDEF)	20 bits	5 bits	7 bits

#### **Machine Code**





J-Type

- Jump Type
- Used for jump-and-link (jal)
- 2 operands
  - rd: destination register
  - Imm<sub>20, 10:1, 11, 19:12</sub>: 20 bits (20:1) of 21-bit immediate
- Other fields:
  - op: the operation code or opcode tells computer what operation to perform
     J-Type

· · · · · · · · · · · · · · · · · · ·			
31:12	11:7	6:0	_
imm <sub>20,10:1,11,19:12</sub>	rd	ор	
20 bits	5 bits	7 bits	



J-Type

### • Example:

		<b># Ac</b> <b>0x00</b> 0x00	<b>ddre</b> 000!	<b>5400</b> 541	<b>c</b>	RISC	- <b>v</b> :	Asso jal add	na, s1,	y fur s2,	nc1 , s3	3									
		•••						• • •													
		0x0(	D1AI	3C04	4	func	1: 0	add	s4,	s5,	, s(	3									
		•••	:	Euno	<b>:1</b> i	s 0x1/	\67F	 - 8 b	ytes p	oast :	jal										
imm = 0x1A67F8	1	1	0	1	0	0	1	1	0	0	1	1	1	1	1	1	1	1	0	0	Ø
bit number	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0



J-Type

#### • Example:

Assembly

#### Field Values



52



## Unraveling the web of lies: jr

- jr ra is not a real RISC-V instruction.
- It is a pseudoinstruction for jalr x0, ra, 0
- jalr is not a J-type instruction.



## jalr

- jalr is an I-type instruction.
- It writes PC+4 to **rd** and jumps to **rs1+imm**.
- Example:

#

- = 0x801FA7BC
- In this case, rd = s2, rs1 = s7, imm = 0x7BC



### Review: Instruction Formats

_	7 bits	5 bits	3 bits	5 bits	5 bits	7 bits
R-Type	ор	rd	funct3	rs1	rs2	funct7
I-Type	ор	rd	funct3	rs1	11:0	imm
S-Type	ор	imm <sub>4:0</sub>	funct3	rs1	rs2	imm <sub>11:5</sub>
B-Type	ор	imm <sub>4:1,11</sub>	funct3	rs1	rs2	imm <sub>12,10:5</sub>
U-Type	ор	rd		1:12	imm <sub>3</sub>	
J-Type	ор	rd	2	,11,19:12	m <sub>20,10:1</sub>	im
-	7 bits	5 bits		ts	20 bi	



## Constants/Immediates

- lw and sw use constants or immediates
- *immediately* available from instruction
- 12-bit two's complement number
- addi: add immediate
- Subtract immediate (subi) necessary?

 C Code
 RISC-V assembly code

 # s0 = a, s1 = b

 a = a + 4;

 b = a - 12;

 addi s1, s0, -12



### Constants/Immediates





### Immediate Encodings Instruction Bits

R-Type			fı	Inc	t7			4	3	2	1	0			rs1			fı	Inc	t3			rd1		
I-Type	11	10	9	8	7	6	5	4	3	2	1	0			rs1			fı	inc	t3			rd1		
S-Type	11	10	9	8	7	6	5			rs2	2				rs1			fu	Inc	t3	4	3	2	1	0
<b>B-Type</b>	12	10	9	8	7	6	5			rs2	2				rs1			fu	inc	t3	4	3	2	1	11
U-Type	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12			rd1		
J-Type	20	10	9	8	7	6	5	4	3	2	1	11	19	18	17	16	15	14	13	12			rd1		
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7

- Immediate bits *mostly* occupy **consistent instruction bits**.
- Sign bit of signed immediate is in msb of instruction.
- Recall that **rs2** of R-type can encode immediate shift amount



### Instruction Fields & Formats

Instruction	ор	funct3	Funct7	Туре
add	0110011 (51)	000 (0)	0000000 (0)	R-Type
sub	0110011 (51)	000 (0)	0100000 (32)	R-Type
and	0110011 (51)	111 (7)	0000000 (0)	R-Type
or	0110011 (51)	110 (6)	0000000 (0)	R-Type
addi	0010011 (19)	000 (0)	-	І-Туре
beq	1100011 (99)	000 (0)	-	B-Type
bne	1100011 (99)	001 (1)	-	B-Type
lw	0000011 (3)	010 (2)	-	І-Туре
SW	0100011 (35)	010 (2)	-	S-Type
jal	1101111 (111)	-	-	J-Type
jalr	1100111 (103)	000 (0)	-	I-Type
lui	0110111 (55)	-	-	U-Type

#### See Appendix B, Table B.2 for other encodings



# Interpreting Machine Code

- Write in binary
- Start with **op** (& **funct3**): tells how to parse rest
- Extract fields
- op, funct3, and funct7 fields to tell operation
- Ex: 0x41FE83B3 and 0xFDA58393

**0x41FE83B3:** 0100 0001 1111 1110 1000 0011 1011 0011 op = 51: R-type

0xFDA48393: 1111 1101 1010 0100 1000 0011 1001 0011 op = 19, funct3 = 0: addi (I-type)



# Interpreting Machine Code

- Write in binary
- Start with **op** (& **funct3**): tells how to parse rest
- Extract fields
- op, funct3, and funct7 fields to tell operation
- Ex: 0x41FE83B3 and 0xFDA58393





# Interpreting Machine Code

- Write in binary
- Start with **op** (& **funct3**): tells how to parse rest
- Extract fields
- op, funct3, and funct7 fields to tell operation
- Ex: 0x41FE83B3 and 0xFDA58393





# Power of the Stored Program

- 32-bit instructions & data stored in memory
- Sequence of instructions: only difference between two applications
- To run a new program:
  - No rewiring required
  - Simply store new program in memory
- Program Execution:
  - Processor *fetches* (reads) instructions from memory in sequence
  - Processor performs the specified operation



### The Stored Program

As	ssemt	oly Co	de	Machine Code	
add	s2,	s3,	s4	0x01498933	
sub	t0,	t1,	t2	0x407302B3	
addi	s2,	t1,	-14	0xFF230913	
lw	t2,	-6(s	s3)	0xffa9a383	

#### Stored Program

		-
Address	Instructions	
•	•	
•	•	
•	•	
0000083C	F F A 9 A 3 8 3	
00000838	FF230913	
00000834	4 0 7 3 0 2 B 3	
00000830	0 1 4 9 8 9 3 3	← PC
•	•	
•	• 1	
•	•	
	Main Memory	Ý

**Program Counter** (PC): a special register that keeps track of the memory address of the next instruction to be executed in a program



#### • How do we address the operands?

- Register Only
- Immediate
- Base Addressing
- PC-Relative
- Pseudo Direct



#### **Register Only**

- Operands found in registers
  - **Example:** add s0, t2, t3
  - Example: sub t6, s1, s0

#### Immediate

- 12-bit signed immediate used as an operand
  - **Example:** addi s4, t5, -73
  - Example: ori t3, t7, 0xFF



#### **Base Addressing**

- Loads and Stores
- Address of operand is:

base address + immediate

- **Example:** lw s4, 72(zero)
  - address = 0 + 72
- Example: sw t2, -25(t1)
   address = t1 25



#### • PC-Relative Addressing: branches and jal

/laarees motifaction	
0x354 L1: addi s1, s1, 1 0x358 sub t0, t1, s7	
0xEB0 bne s8, s9, L1	
<b>2908/4 = 727</b> The label is (0xEB0-0x354) = 0xB5C ( <del>2908</del> ) instructions <b>bef</b>	ore bne
imm <sub>12:0</sub> = -2908 1 0 1 0 0 1 0 1 0 0 1 0 0 bit number 12 11 10 9 8 7 6 5 4 3 2 1 0	
Assembly Field Values Machine Code	

			IMM <sub>12,10:5</sub>	rs2	rs1	funct3	$IMM_{4:1,11}$	ор	IMM <sub>12,10:5</sub>	rs2	rs1	funct3	$Imm_{4:1,11}$	ор	
beq s8,	s9,	г1	1100 101	24	25	1	0010 0	99	1100 101	11000	11001	001	0010 <mark>0</mark>	110 0011	(0xCB8C9263)
(beq x25,	x26,	L1)	7 bits	5 bits	5 bits	3 bits	5 bits	7 bits	7 bits	5 bits	5 bits	3 bits	5 bits	7 bits	

68



### How to Compile & Run a Program





# What is Stored in Memory?

- Instructions (also called *text*)
- Data
  - Global/static: allocated before program begins
  - Dynamic: allocated within program
- How big is memory?
  - At most  $2^{32} = 4$  gigabytes (4 GB)
  - From address 0x00000000 to 0xFFFFFFF



## Example RISC-V Memory Map



71

National Yang Ming Chiao Tung University Computer Architecture & System Lab

### **Example Program: RISC-V Assembly**

int f, g, y; // global

int main (void)

{

}

}

f = 2;

g = 3;

y = sum(f, g); return y;

int sum(int a, int b) {
 return (a + b);

•	data				
f	:				
g	:				
У	:				
. 1	text				
ma	ain:				
	addi	sp,	<u>sp</u> , -4	#	stack frame
	SW	ra,	0 ( <u>sp</u> )	#	store \$ <u>ra</u>
	<u>addi</u>	a0,	zero, 2	#	a0 = 2
	SW	a0,	f	#	f = 2
	<u>addi</u>	a1,	zero, 3	#	a1 = 3
	sw	a1,	g	#	g = 3
	jal	sum		#	call sum
	SW	a0,	У	#	y = sum()
	lw	ra,	0( <u>sp</u> )	#	restore <u>ra</u>
	<u>addi</u>	sp,	sp, 4	#	restore <u>sp</u>
	jr	ra		#	return to OS
ຣາ	um:				
	add	a0,	a0, a1	#	a0 = a + b
	jr	ra		#	return


### Example Program: Symbol Table

Symbol	Address
f	0x1000000
g	0x10000004
У	0x1000008
main	0x00008000
sum	0x0000802C



### Example Program: Executable

Executable file header	Text Size	Data Size	
	0x34 (52 bytes)	0xC (12 bytes)	
Text segment	Address	Instruction	
	0x00008000	0xFFC10113	addi sp, sp, -4
	0x00008004	0x00112023	sw ra, O(sp)
	0x00008008	0x00200513	addi a0, zero, 2
	0x0000800C	0x80A1A023	sw a0, -2048(gp)
	0x00008010	0x00300593	addi a1, zero, 3
	0x00008014	0x80B1A223 —	sw a1, -2044(gp)
	0x00008018	0x014000EF	jal 0x0000802C
	0x0000801C	0x80A1A423	sw a0, -2040(gp)
	0x00008020	0x00012083	lw ra, 0(sp)
	0x00008024	0x00410113	addi sp, sp, -4
	0x00008028	0x00008067	jr ra
	0x0000802C	0x00B50533	add a0, a0, a1
	0x00008030	0x00008067	jr ra
Data segment	Address	Data	
	0x10000000	f	
	0x10000004	g	
	0x1000008	У	



### Example Program: In Memory





### Odds & Ends

- Pseudoinstructions
- Signed and unsigned instructions
- Floating point instructions



#### Pseudoinstructions

Pseudoinstruction	<b>RISC-V Instructions</b>
j label	jal zero, label
mv t5, s3	<u>addi</u> t5, s3, 0
not s7, t2	xori s7, t2, -1
nop	addi zero, zero, O
li s8, 0x56789DEF	lui s8, 0x5678A addi s8, s8, 0xDEF

#### See Appendix B, Table B.4 for more pseudoinstructions



# Signed & Unsigned Instructions

- Multiplication and division
- Set less than
- Loads



# Multiplication & Division

• Signed:

multh, div

• Unsigned:

multhu, multhsu, divu



### Set Less Than

- Signed: slt, slti
- Unsigned: sltu, sltiu

 Note: sltiu sign-extends the immediate before comparing it to the register



### Loads

#### • Signed:

- Sign-extends to create 32-bit value to load into register
- Load halfword: lh
- Load byte: 1b

#### • Unsigned:

- Zero-extends to create 32-bit value
- Load halfword unsigned: lhu
- Load byte: lbu



# Floating Point Operations

- RISC-V offers three floating point extensions:
  - **RVF:** single-precision (32-bit)
  - **RVD:** double-precision (64-bit)
  - **RVQ:** quad-precision (128-bit)



# Floating Point Registers

- **32** Floating point registers
- Width is highest precision for example, if RVQ is implemented, registers are 128 bits wide
- When multiple floating point extensions are implemented, the lower-precision values occupy the lower bits of the register



## **Floating Point Registers**

Name	Register Number	Usage	
ft0-7	f0-7	Temporary variables	
fs0-1	f8-9	Saved variables	
fa0-1	f10-11	Function arguments/Return values	
fa2-7	f12-17	Function arguments	
fs2-11	f18-27	Saved variables	
ft8-11	f28-31	Temporary variables	



# Floating Point Instructions

- Append .s (single), .d (double), .q (quad) for precision. add.s, add.d, and add.q
- Arithmetic operations:

fadd, fsub, fdiv, fsqrt, fmin, fmax, multiply-add (fmadd, fmsub, fnmadd, fnmsub)



# Floating Point Instructions

• Other instructions

move (fmv.x.w, fmv.w.x)
convert (fcvt.w.s, fcvt.s.w, etc.)
comparison (feq, flt, fle)
classify (fclass)
sign injection (fsgni, fsgnin, fsgnix)



# Floating Point Instructions

- Use R-, I-, and S-type formats
- Introduce another format for multiply-add instructions that have 4 register operands: R4-type

R4-Type						
31:27	26:25	24:20	19:15	14:12	11:7	6:0
rs3	funct2	rs2	rs1	funct3	rd	ор
5 bits	2 bits	5 bits	5 bits	3 bits	5 bits	7 bits



### Conclusion

- Function call
- Recursive Function
- Machine Language
  - Instruction types and formats
  - Interpreting machine code
  - Addressing modes

Application Software	>"hello world!"
Operating Systems	
Architecture	
Micro- architecture	
Logic	
Digital Circuits	
Analog Circuits	
Devices	-
Physics	