

# Lecture 8: Pipelining I

#### **CS10014 Computer Organization**

Department of Computer Science Tsung Tai Yeh Thursday: 1:20 pm– 3:10 pm Classroom: EC-022



# Acknowledgements and Disclaimer

- Slides were developed in the reference with
	- CS 61C at UC Berkeley
		- [https://inst.eecs.berkeley.edu/~cs61c/sp23/](https://inst.eecs.berkeley.edu/~cs61c/sp23)
	- CS 252 at UC Berkeley
		- <https://people.eecs.berkeley.edu/~culler/courses/cs252-s05/>
	- CSCE 513 at University of South Carolina
		- <https://passlab.github.io/CSCE513/>



# **Outline**

- Pipelining
- Pipelining Execution
- Pipelining Datapath
- Pipelining Hazard
- Structural Hazard



#### Single-Cycle RISC-V RV32I Datapath (1/3)





# Single-Cycle RISC-V RV32I Datapath (2/3)

- Estimate the clock rate (frequency) of our single-cycle processor
	- 1 cycle per instruction
	- lw is the most demanding instruction
	- $\circ$  The max clock frequency = 1/800 ps = 1.25 GHz





## Single-Cycle RISC-V RV32I Datapath (3/3)

- How to improve the clock rate?
- Will clock rate improvement help the performance as well?
	- We want to increase the clock rate to result in programs executing quicker





#### Pipelining RISC-V RV32I Datapath (1/2)





# Pipelining RISC-V RV32I Datapath (2/2)

• Each stage operates on different instructions



8



### Takeaway Questions

- Which statement is true after pipelining the single-cycle processor?
	- (a) Instructions/program (instruction counts) decreases
	- (b) Cycles/instruction (CPI) decreases
	- (c) Time/cycle (clock rate) decreases





#### Iron Law of Processor Performance (1/4)





## Iron Law of Processor Performance (2/4)

- **Instructions per program determined by** 
	- $\circ$  Algorithm, e.g.  $O(N^2)$  vs  $O(N)$
	- Programming language
	- Compiler
	- Instruction Set Architecture (ISAs)



# Iron Law of Processor Performance (3/4)

#### ● **CPI determined by**

- ISA
- Processor implementation (or microarchitecture)
- $\circ$  E.g. the single-cycle RISC-V design, CPI = 1
- Complex instructions (e.g. strcpy), CPI >> 1
- Superscalar processors, CPI < 1 (next lectures)



### Iron Law of Processor Performance (4/4)

- **Time per cycle determined by**
	- ISA
	- Processor microarchitecture (determines the critical path through logic gates)
	- $\circ$  Technology (e.g. 5 nm vs. 28 nm)
	- Power budget (lower voltages reduce transistor speed)



#### Energy Efficiency (1/5)

● **Where does energy go in CMOS?**





# Energy Efficiency (2/5)

#### ● **Energy per task**

○ Want to reduce capacitance and voltage to reduce energy/task





### Energy Efficiency (3/5)

#### ● **Performance/power trends**



16



# Energy Efficiency (4/5)

#### ● **End of Dennard Scaling**

- o Dennard Scaling: Power density remained constant for a given area of silicon while the dimension of the transistor shrank
- In next-generation processors, significantly improved energy efficiency thanks to
	- Moore's Law
		- The size of transistors is not shrinking as much as before
		- Need to go to 3D
	- Reduce supply voltage
		- Increasing "leakage power" where transistor switches don't fully turn off
	- Power becomes a growing concern the "power wall"



## Energy Efficiency (5/5)

#### ● **Energy "Iron Law"**

**Performance = Power \* Energy Efficiency** *(Tasks/Second) (Joules/Second) (Tasks/Joule)*

- Energy efficiency is key metric in all computing devices
- For power-constrained systems (e.g. 20 MW datacenter), need better energy efficiency to get more performance at the same power
- For energy-constrained systems (e.g. 1W phone), need better energy efficiency to prolong battery life



# **Outline**

- Pipelining
- Pipelining Execution
- Pipelining Datapath
- Pipelining Hazard
- Structural Hazard



# Pipelining (1/4)

- Ann, Brian, Cathy, Dave each has one load of clothes to wash, dry, fold, and put away
	- Washer takes 30 minutes
	- Dryer takes 30 minutes
	- "Folder" takes 30 minutes
	- "Stasher" takes 30 minutes to put clothes into drawers







### Pipelining (2/4)

• Sequential Laundry



21



#### Pipelining (3/4)

• Pipelining laundry





Pipelining (4/4)

- Pipelining doesn't help latency of single task, it helps the throughput of entire workload
- Multiple tasks operating simultaneously using different resources
- Potential speedup  $=$  number of pipelining stages
	- Pipelining rate limited by **slowest** pipeline stage
	- o Unbalanced lengths of pipe stages reduce speedup



# **Outline**

- Pipelining
- Pipelining Execution
- Pipelining Datapath
- Pipelining Hazard
- Structural Hazard



# Pipelining Execution (1/10)

- Steps in Executing RISC-V
	- IFtch: Instruction fetch, increment PC
	- Dcd: Instruction decode, read registers
	- Execute (Exec)
		- Mem-ref: Calculate Address
		- Arith-log: Perform Operation
	- Mem
		- Load: Read data from memory
		- Store: Write data to memory
	- WB: Write data back to register



# Pipelining Execution (2/10)

• Every instruction must take the same number of steps, also called the pipeline "stage", so some will go idle sometimes

**Time**



26



# Pipelining Execution (3/10)

• Symbolic Representation of 5 Stages





# Pipelining Execution (4/10)

• In register, right half highlight read, left half write





# Pipelining Execution (5/10)

• In a single-cycle CPU, only one instruction can access any resources in one clock cycle





# Pipelining Execution (6/10)

• In a pipelined CPU, multiple instructions access resources in one clock cycle





### Pipelining Execution (7/10)

Simultaneous: Resource use by multiple time instructions in same clock cycle. ЕX **WB** ID **MF.N** add t0, t1, t2 ΙF ID ЕX **MEM** WВ  $lw$  to,  $8(t3)$ **IMEM** Rea **DMEM** WВ Sequential: Resource use by same instruction or  $t3, t4, t5$ **DMEM IMEM** over time (multiple clock cycles) ID EX **MEM** WВ IF  $sw$  to,  $4(t3)$ **IMEM DMEM** Red Reg IF ЕX MEM WВ ΙD  $s11 t6, t0, t3$ **IMEM DMEM** Rea Rea 31



# Pipelining Execution (8/10)

• The pipelined CPU uses one clock for all stages; clock cycle time is limited by the slower stages









# Pipelining Execution (9/10)

• Throughput  $=$  # instructions / time





# Pipelining Execution (10/10)

- The delay time of each pipeline stage
	- Memory access: 2 ns
	- ALU operation: 2 ns
	- Register file read/write: 1 ns
- **Single-cycle processor**
	- $\circ$  lw: IF + Read Reg + ALU + Memory + Write Reg

$$
=2 + 1 + 2 + 2 + 1 = 8
$$
ns

 $\circ$  add: IF + Read Reg + ALU + Write Reg = 6 ns

#### ● **Pipelined Execution**

 $\circ$  Max (IF, Read Reg, ALU, Memory, Write Reg) = 2ns



#### Takeaway Questions

- Which of the following statement(s) is/are True or False?
	- $\circ$  (a) Thanks to pipelining, I have reduced the time it took me to wash my shirt.

(b) Longer pipelines are always a win (since less work per stage & a faster clock)



#### Takeaway Questions

- Which of the following statement(s) is/are True or False?
	- $\circ$  (a) Thanks to pipelining, I have reduced the time it took me to wash my shirt. (False)
		- **Throughput better, not execution time**
	- (b) Longer pipelines are always a win (since less work per stage & a faster clock) (False)
		- **longer pipelines do usually mean faster clock, but branches cause problems!**



# **Outline**

- Pipelining
- Pipelining Execution
- Pipelining Datapath
- Pipelining Hazard
- Structural Hazard



# Pipelining Datapath (1/10)

• Each stage needs to process data from a different inst.





# Pipelining Datapath (2/10)

• Use pipeline registers to carry instruction data between







Single-cycle datapath means

- 1 clock cycle, from input to output.
- Clock period limited by propagation delays of adder and shifter.



Insertion of pipeline register allows higher clock frequency. Clock period now limited by *max* {adder/shifter prop. delays}. Higher throughput (outputs/s).



Pipeline **Register** 



#### Pipelining Datapath (4/10)



41



National Yang Ming Chiao Tung University Computer Architecture & System Lab

## Pipelining Datapath (5/10)





#### Pipelining Datapath (6/10)



43



#### Pipelining Datapath (7/10)



44



#### Pipelining Datapath (8/10)







National Yang Ming Chiao Tung University Computer Architecture & System Lab

#### Pipelining Datapath (9/10)



The leftmost stage  $(\mathbf{IF})$  contains the most recent instruction. On the next clock cycle, pipeline registers carry the instruction/data to the next stage  $(ID).$ 



# Pipelining Datapath(10/10)

- Like the single-cycle CPU, control is usually computed during instruction decode (ID)
	- Control information for later stages is stored in pipeline



47



# **Outline**

- Pipelining
- Pipelining Execution
- Pipelining Datapath
- Pipelining Hazard
- Structural Hazard



#### Pipelining Hazard (1/2)



How do branches work???



# Pipelining Hazard (2/2)

- Limits to pipelining
	- Hazards result in pipeline "**stalls**" or **"bubbles**"
	- **Structural hazards:**
		- Multiple instructions in the pipeline compete for access to a single physical resource
	- **Control hazards:**
		- Pipelining of branches causes later instruction fetches to wait for the result of the branch
	- **Data hazards:**
		- Instructions have data dependency
		- Need to wait for previous instruction complete its data read/write



# **Outline**

- Pipelining
- Pipelining Execution
- Pipelining Datapath
- Pipelining Hazard
- Structural Hazard



#### Structural Hazard (1/6)

● **Structural Hazard #1: Single Memory**



Read the same memory twice in the same clock cycle



# Structural Hazard (2/6)

- **Structural Hazard #1: Single Memory**
	- Infeasible and inefficient to create a second memory
	- **Solution**
		- Have both an L1 instruction cache and an L1 data cache
		- Need more complex hardware to control when both caches miss



### Structural Hazard (3/6)

- **Structural Hazard #1: Single Memory**
	- Structural hazard if IMEM, DMEM were same hardware



RV32I separates IMEM and DMEM to avoid structural hazard



#### Structural Hazard (4/6)

● **Structural Hazard #2: Registers**





## Structural Hazard (5/6)

- **Structural Hazard #2: Registers**
	- **Two different solutions** have been used
		- RegFile access is very fast: takes less than half the time of the ALU stage
			- Write to registers during the first half of each clock cycle
			- Read from registers during the second half of each clock cycle
		- Build RegFile with independent read and write ports
	- Result: can perform read and write during the same clock cycle



## Structural Hazard (6/6)

- **Structural Hazard #2: Registers**
	- Each RV32I instruction
		- Reads up to 2 operands in decode stage
		- Writes up to 1 operand in writeback stage
		- Structural hazard occurs if RegFile HW does **not** support simultaneous read/write !
	- RV32I RegFile-> no structural hazard
		- 2 independent read ports, 1 write port
		- Three accesses (2R/1W) can happen at the same cycle





#### **Conclusion**

- Optimal Pipeline
	- Each stage is executing part of an instruction each clock cycle
	- One instruction finishes during each clock cycle
	- On average, execute far more quickly
- What makes this work?
	- Similarities between instructions allow us to use same stages for all instructions