

Lecture 5: RISC-V Datapath

CS10014 Computer Organization

Department of Computer Science Tsung Tai Yeh Thursday: 1:20 pm– 3:10 pm Classroom: EC-022



Acknowledgements and Disclaimer

- Slides were developed in the reference with
 - CS 61C at UC Berkeley
 - https://inst.eecs.berkeley.edu/~cs61c/sp23/
 - CS 252 at UC Berkeley
 - <u>https://people.eecs.berkeley.edu/~culler/courses/cs252-s05/</u>
 - CSCE 513 at University of South Carolina
 - https://passlab.github.io/CSCE513/



Outline

- State Element
- Design the Datapath
- R-Type Datapath
- I-Type Datapath



5 Components in a Computer







Single Core Processor

• Processor (CPU)

• The active part of the computer that does all the work (data manipulation and decision-making)

• Datapath

 Contains hardware necessary to perform operations required by the processor

• Control

• Tells the datapath what needs to be done





Combinational Logic Blocks

Will think of all combinational logic subcircuits as block diagrams
 CarryIn





RISC-V Single Cycle Processor

- The CPU comprises two types of circuit
 - One-instruction-per-cycle
 - One every tick of the clock, the computer executes one instruction
 - At the rising clock edge
 - All the state elements are updated with the combinational logic outputs
 - Execution moves to the next clock cycle





Outline

- State Element
- Design the Datapath
- R-Type Datapath
- I-Type Datapath



State Elements (1/6)

- State elements required by RV32I ISA
 - During CPU execution, each RV32I instruction reads and/or updates these state elements





State Elements (2/6)

Program Counter

- The program counter is a 32-bit register
- Input
 - N-bit data input bus
 - Write Enable: "Control" bit (1: asserted/high 0: de-asserted/0)
- Output
 - N-bit data output bus
- Behavior
 - If write enable is 1 on the rising clock edge, set Data Out = Data in
 - At all other times, Data out will not change, it will output it current value





A register in Logisim



State Elements (3/6)

• Register File

- The Register File (RegFile) has 32 registers
- Input
 - One 32-bit input data bus, dataW
 - Three 5-bit select busses, rs1, rs2, and rsW
- Output
 - Two 32-bit output data busses, data1 and data2





State Elements (4/6)

Register File

- Registers are accessed via their 5-bit register numbers
 - R[rs1]: rs1 selects register to put on data1 bus out
 - R[rs2]: rs2 selects register to put on data2 buts out
 - R[rd]: rsW selects register to be written via dataW when RegWEn = 1
- Clock behavior: Write operation occurs on rising clock edge
 - Clock input only a factor on write!
 - All read operations behave like a combinational block
 - If rs1, rs2 valid, then data1, data2 valid after access time





State Elements (5/6)

Memory

- 32-bit byte-addressed memory space
- Memory access with 32-bit words
- Memory words are accessed as follows
 - **Read**: Address addr selects word to put on dataR bus
 - Write: Set MemRW = 1

Address addr selects word to be written with dataW bus

- Like RegFile, clock input is only a factor on write
 - If MemRW = 1, write occurs on rising clock edge
 - If MemRW = 0 and addr valid, then dataR valid after access time





State Elements (6/6)

- Two Memories (IMEM, DMEM)
 - Memory holds both instructions and data in one contiguous 32-bit memory space
 - The processor will use two "separate" memories
 - IMEM: A read-only memory for fetching instruction
 - DMEM: A memory for loading (read) and storing (write) data words

addr

IMEM

inst

32

32

- Because IMEM is read-only, it always behaves like a combinational block
 - If addr valid, then instr valid after access time

32

dataR

DMEM

clk

addr

dataW

MemRW

32

32



Outline

- State Element
- Design the Datapath
- R-Type Datapath
- I-Type Datapath



Design the Datapath (1/3)

- Task: "Execute an instruction"
 - All necessary operations starting with fetching the instruction
 - Problem:



- A single "monolithic' block would be bulky and inefficient
- Solution:
 - Break up the process into stages, then connect the stages to create the whole datapath
 - Smaller stages are easier to design!
 - Modularity: Easy to optimize one stage without touching the others



Design the Datapath (2/3)

• The single-cycle processor

All stages of one RV32I instruction execute within the same clock cycle

5 basic stages of instruction execution





Design the Datapath (3/3)

- The control logic selects "needed" datapath lines based on the instruction Control Logic
 - MUX selector
 - ALU op selector
 - Write Enable ...

Not all instructions need all 5 stages



18



Outline

- State Element
- Design the Datapath
- R-Type Datapath
- I-Type Datapath



R-Type Datapath: add (1/3)

• Implementing the add instruction

			add	_rd	, rs1	,	rs	2					
31	25	24	20	19	15	14	12	11		7	6		0
funct7						func	ct3					opcode	
000000			rs2		rs1	00	0		rd			0110011	
"add"			5		5	3 "ac	d"		5			7	



R-Type Datapath: add (2/3)

- The add instruction makes two changes to processor state
 - RegFile Reg[rd] = Reg[rs1] + Reg[rs2]
 PC PC PC + 4







R-Type Datapath: sub (1/3)

• Implementing the **sub** instruction

funct7

funct3



0000000	rs2	rs1	000	rd	0110011	add
0 <mark>1</mark> 00000	rs2	rs1	000	rd	0110011	sub

- sub subtracts operands instead of adding them
 - RegFile Reg[rd] = Reg[rs1] Reg[rs2]
 PC PC PC + 4
 - Instruction bit inst[30] selects between add/sub
 - Details left to control logic









R-Type Datapath: all R-Type Instruction funct3 Funct7

			_				
	000000	rs2	rs1	000	rd	0110011	add
	0100000	rs2	rs1	000	rd	0110011	sub
	000000	rs2	rs1	001	rd	0110011	sll
	000000	rs2	rs1	010	rd	0110011	slt
	000000	rs2	rs1	011	rd	0110011	sltu
	000000	rs2	rs1	100	rd	0110011	xor
	000000	rs2	rs1	101	rd	0110011	srl
7	0100000	rs2	rs1	101	rd	0110011	sra
AL(0000000	rs2	rs1	110	rd	0110011	or
3	000000	rs2	rs1	111	rd	0110011	and

ALUSel add,sub,xor,and,or, slt.sltu.sll.sra.srl

The Control Logic decodes funct3, funct7 instruction fields and selects appropriate ALU function by setting the 26 control line ALUSel

opcode



Outline

- State Element
- Design the Datapath
- R-Type Datapath
- I-Type Datapath



I-Type Datapath: addi

RV32I I-format addi addi rd, rs1, imm

31	25 2	24 20	19	15	14	12	11	7	6		0
					fun	ct3			c	opcode	
	imm[11:0]		rs1		00	0		rd	0	010011	
	12		5		3			5		7	

- The addi instruction needs to build an immediate imm!
 - RegFile Reg[rd] = Reg[rs1] + imm
 PC PC = PC + 4





I-Type Datapath: addi (2/5)

1. Control line Bsel=1 selects the generated immediate imm for ALU input B.





I-Type Datapath: addi (3/5)

2. *Immediate Generation Block* builds a 32-bit immediate imm from instruction bits. 1. Control line Bsel=1 selects the generated immediate imm for ALU input B.

31





I-Type Datapath: addi (4/5)

Increment PC to next instruction.

Immediate Generation Block builds a 32-bit immediate imm from instruction bits. Control line Bsel=1 selects the generated immediate imm for ALU input B. Write ALU output to destination register.





Immediate Generation Block





31 30 76 20 19 15 12 11 14 funct3 imm[11:0] opcode rs1 \mathbf{rd} S Copy upper 12 bits of instruction, inst[31:20], to lower 12 bits of immediate, imm[11:0]. Immediate Sign-extend: Copy inst[31] to upper 20 bits of immediate, imm[31:0] imm[31:12]. 12 11 0 imm[11:0] imm[31:12] SSSS SSSS SSSS SSSS SSSS S

33



Summary: Arithmetic/Logical Datapath

- All data lines carry information.
- Control logic determines what is "useful/needed" vs. what is "ignored."
 - <u>• e.g., ALUSel: chooses ALU operation; Bsel: chooses register/immediate for ALU input B.</u>

