

Lecture 10: Cache I

CS10014 Computer Organization

Department of Computer Science Tsung Tai Yeh Thursday: 1:20 pm– 3:10 pm Classroom: EC-022



Acknowledgements and Disclaimer

- Slides were developed in the reference with
 - CS 61C at UC Berkeley
 - https://inst.eecs.berkeley.edu/~cs61c/sp23/
 - CS252 at ETHZ
 - https://safari.ethz.ch/digitaltechnik/spring2023
 - CSCE 513 at University of South Carolina
 - https://passlab.github.io/CSCE513/



Outline

- Memory Hierarchy
- Memory Caching
- Cache Basics
- Direct-Mapped Cache
- Read Data in Direct-Mapped Cache
- Directed-Mapped Cache Hardware



Review: Pipelining

- Pipeline challenge is hazards
 - Forwarding helps with many data hazards
 - Delayed branch helps with control hazard in the 5 stage pipeline
 - Data hazards with loads => Load delay slot
 - Interlock => "smart" CPU has HW to detect if conflict with instruction following load, if so it stalls
 - More aggressive performance
 - Superscalar
 - Out-of-order execution



Takeaway Questions

- Assume two processors
 - Unpipelined: 1GHz
 - Pipelined: 4GHz
- Before pipelining
 - Program took 1 second to execute
 - 1% of instructions were mis-predicted branches
 - 5% of instructions triggered load-delay stalls
- What is the performance of the pipelined processor? (seconds)



Takeaway Questions

- Assume two processors
 - Unpipelined: 1GHz
 - Pipelined: 4GHz
- Before pipelining
 - Program took 1 second to execute
 - 1% of instructions were mis-predicted branches
 - 5% of instructions triggered load-delay stalls
- What is the performance of the pipelined processor? (seconds)
 - .25 + (.01 * 1 * 2) + (.05 * 1 * 1) = 0.37 seconds



Outline

- Memory Hierarchy
- Memory Caching
- Cache Basics
- Direct-Mapped Cache
- Read Data in Direct-Mapped Cache
- Directed-Mapped Cache Hardware



Memory Hierarchy (1/3)

 As we move to deeper levels, the latency goes up and price per bit goes down





Memory Hierarchy (2/3)

• Processor

- Holds data in register file (~100 bytes)
- Registers accessed on nanosecond timescale
- **Memory** (we'll call "main memory")
 - More capacity than registers (~Gbytes)
 - Access time ~50-100 ns
 - Hundreds of clock cycles per memory access

Disk

- HUGE capacity
- Very slow: runs ~milliseconds



Memory Hierarchy (3/3)

- If level closer to processor, it is:
 - Smaller
 - Faster
 - More expensive
 - Subset of lower levels (contains most recently used data)
- Lowest level (usually disk) contains all available data
- Memory hierarchy presents the processor with the illusion of a very large & fast memory



Outline

- Memory Hierarchy
- Memory Caching
- Cache Basics
- Direct-Mapped Cache
- Read Data in Direct-Mapped Cache
- Directed-Mapped Cache Hardware



Memory Caching (1/6)

- Slow DRAM access has disastrous impact on CPU perf.
 - 1980 processor exec. ~one inst. in the same time as DRAM access
 - 2015 processor exec. ~1000 insts. In the same time as DRAM





Memory Caching (2/6)

- Mismatch between processor and memory speeds
 - Leads us to add a new level: a <u>memory cache</u>

• The memory cache

- Implemented with same IC processing technology as the CPU (usually integrated on the same chip)
- Faster but more expensive than DRAM
- Cache is a copy of a subset of main memory
- Most processors have separate caches for instructions and data



Memory Caching (3/6)

- Cache contains copies of data in memory being used
- Memory contains copies of data on disk being used
- Caches work on principles of temporal and spatial locality
 - <u>Temporal locality</u>: if we use it now, chances are we'll want to use it again soon
 - Data elements accessed <u>in loops</u> (same data elements are accessed multiple times)
 - <u>Spatial locality</u>: if we use a piece of memory, chances are we'll use the neighboring pieces soon
 - Data elements accessed <u>in array</u> (each time different or just next element is being accessing)



Memory Caching (4/6)

• Intel Pentium 4 Example



Boggs et al., "The Microarchitecture of the Pentium 4 Processor," Intel Technology Journal, 2004.



Memory Caching (5/6)

• Intel Pentium 4 Example





Memory Caching (6/6)

Intel Pentium 4 Example

- 90 nm, P4, 3.6 GHz
- <u>L1 D-cache</u>
 - C1 = 16 kB
 - T1 = 4 cycle int/ 9 cycle fp
- L2 D-cache
 - C2 = 1024 kB
 - T2 = 18 cycle int / 18 cycle fp
- Main memory
 - T3 = ~50 ns or 180 cycle



Outline

- Memory Hierarchy
- Memory Caching
- Cache Basics
- Direct-Mapped Cache
- Read Data in Direct-Mapped Cache
- Directed-Mapped Cache Hardware



Cache Basics (1/8)

Cache



Kim & Mutlu, "Memory Systems," Computing Handbook, 2014 <u>https://people.inf.ethz.ch/omutlu/pub/memory-systems-introduction_computing-handbook14.pdf</u>



Cache Basics (2/8)

- A key question
 - How to <u>map chunks</u> of the main memory address space to blocks in the cache?
 - Which location in cache can a given "main memory chunk" be placed in?



20



Cache Basics (3/8)

Cache associativity

• One set can contain multiple cache blocks



Kim & Mutlu, "Memory Systems," Computing Handbook, 2014



Cache Basics (4/8)

- Block (line): Unit of storage in the cache
 - Memory is logically divided into blocks that map to potential locations in the cache
- When reading memory, 3 things can happen
 - Cache HIT:
 - Cache block is valid and contains proper address, so read desired word
 - Cache MISS:
 - Nothing in cache in appropriate block, so fetch from memory
 - Cache miss, block replacement
 - Wrong data is in cache at appropriate block, so discard it and fetch desired data from memory



Cache Basics (5/8)

- Cache hit rate = (# hits) / (# hits + # misses) = (# hits) / (# accesses)
- Average memory access time (AMAT)
 - o = (hit-rate * hit-latency) + (miss-rate * miss-latency)





Cache Basics (6/8)

• Types of Misses

- **Compulsory**: First time data is accessed
- **Capacity**: cache too small to hold all data of interest
- **Conflict**: data of interest maps to same location in cache
- Miss penalty: time it takes to retrieve a block from lower level of hierarchy



Cache Basics (7/8)

tagindexbyte in block2b3 bits3 bits

8-bit address

- Each block address maps to a potential location in the cache, determined by the index bits in the address
- Index
 - <u>Specifies the cache index (which "row"/block of the cache we should</u> look in)
- Offset
 - Once we've found correct block, <u>specifies which byte within the block</u> we want
- Tag
 - The remaining bits after offset and index are determined
 - <u>These are used to distinguish between all the memory address that</u> <u>map to the same location</u>



Cache Basics (8/8)





Outline

- Memory Hierarchy
- Memory Caching
- Cache Basics
- Direct-Mapped Cache
- Read Data in Direct-Mapped Cache
- Directed-Mapped Cache Hardware



Direct-Mapped Cache (1/7)

• Directed-mapped cache

- A given main memory block can be placed in only one possible location in the cache
- Toy example: 256-byte memory, 64-byte cache, 8-byte blocks





Direct-Mapped Cache (2/7)

• In a directed-mapped cache





National Yang Ming Chiao Tung University Computer Architecture & System Lab





National Yang Ming Chiao Tung University Computer Architecture & System Lab

Direct-Mapped Cache (4/7)

• In a directed-mapped cache



* What should go in the tag? * Do we need the entire address? * What do all these tags have in common? * What did we do with the immediate when we were branch addressing, always count by bytes? * Why not count by cache #? * It's useful to draw memory with the same width as the block size 31



Direct-Mapped Cache (5/7)

• In a directed-mapped cache

- Multiple memory addresses map to the same cache index, how do we tell which one is in there?
- What if we have a block size > 1 byte?
- Ans: divide memory address into three fields

ttttttttttttt	iiiiiiiii	0000
tag	index	byte
to check	to	offset
if have	select	within
correct block	block	block



Direct-Mapped Cache (6/7)

- A byte-addressable main memory
 - 256 bytes, 8-byte blocks -> 32 blocks in memory

Block: 0000

Block: 00010

Block: 00101 Block: 00110 Block: 00111

Block: 01001 Block: 01010

Block: 01101

100

33

- Assume cache: 64 bytes, 8 blocks
- Directed-mapped: A block can go to only one







• Direct-mapped cache

- Two blocks in memory that map to the same index in the cache cannot be present in the cache at the same time
- One index -> one entry
- Can lead to 0% hit rate if more than one block accessed in an interleaved manner map to the same index
 - Assume addresses A and B have the same index bits but different tag bits
 - A, B, A, B, A, B, A, B ... -> conflict in the cache index
 - All accesses are conflict misses



Direct-Mapped Cache Example (1/3)

- Suppose we have a 8B of data in a direct-mapped cache with 2 byte blocks
- Determine the size of the tag, index, and offset fields if we are using a 32-bit architecture
 - Offset
 - Need to specify correct byte within a block
 - Block contains 2 bytes = 2¹ bytes
 - Need 1 bit to specify correct byte



Direct-Mapped Cache Example (2/3)

- Suppose we have a 8B of data in a direct-mapped cache with 2 byte blocks
 - Index (index into an "array of blocks")
 - Need to specify correct block in cache
 - # blocks/cache = <u>bytes/cache</u>

bytes/block

- = <u>2³ bytes/cache</u>
 - 2¹ bytes/block
- = 2² blocks/cache
- Need 2 bits to specify this many blocks



Direct-Mapped Cache Example (3/3)

- Suppose we have a 8B of data in a direct-mapped cache with 2 byte blocks
 - Tag: use remaining bits as tag
 - Tag length = address length offset index

= 32 - 1 - 2 bits

= 29 bits

The tag is leftmost 29 bits of memory address

- Why not full 32 bit address as tag?
 - All bytes within block need same address (4 bits)
 - Index must be same for every address within a block, so it's redundant in tag check, thus can leave off to save memory



Outline

- Memory Hierarchy
- Memory Caching
- Cache Basics
- Direct-Mapped Cache
- Read Data in Direct-Mapped Cache
- Directed-Mapped Cache Hardware



Read Data in Direct-Mapped Cache (1/15)

- Ex. 16 KB of data, direct-mapped, 4 word block
- Read 4 addresses
 - o 0x0000014
 - 0x000001C
 - 0x0000034
 - o 0x00008014

Memory				
•••	•••			
00000010	а			
0000014	b			
00000018	С			
000001C	d			
	•••			
0000030	е			
0000034	f			
00000038	g			
000003C	h			
••• •••				
00008010	i			
00008014	į			
00008018	k			
0000801C				

...



Read Data in Direct-Mapped Cache (2/15)

• 4 addresses divided into



Read Data in Direct-Mapped Cache (3/15)

- 16 KB direct-mapped cache, 16B blocks
 - <u>Valid bit</u>: determines whether anything is stored in that row (when computer initially turned on, all entries invalid)





Read Data in Direct-Mapped Cache (4/15)

No valid data

...







Read Data in Direct-Mapped Cache (5/15)

• Load that data into cache, setting tag, valid



•••





Read Data in Direct-Mapped Cache (6/15)

• Read from cache at offset, return word b



•••

1022 0		
1023 0		



Read Data in Direct-Mapped Cache (7/15)

Read 0x0000034

Index Tag

- 0000000000000000 00000011 0100
 - Valid Tag field 0xc-f

Index field Offset



0	0					
1	1	0	d	C	b	a
2	0					
3	0					
4	0					
5	0					
6	0					
7	0					

...

...



45



...

Read Data in Direct-Mapped Cache (8/15)



10220 10230



Read Data in Direct-Mapped Cache (9/15)

• No valid data

...

- 000000000000000 <u>000000011</u> 0100
 - Valid Tag field Index field Offset

	Tag	0xc-f	0x8-b	0x4 - 7	0x0-3
Ø	0				
1	1 0	d	С	b	а
2	θ				
3(0				
4	0				
5	0				
6	0				
7	0				

10220 1023



...

Read Data in Direct-Mapped Cache (10/15)

• Load that cache block, return word f







...

Read Data in Direct-Mapped Cache (11/15)

- Read 0x00008014

Index	(Tag	0xc-f	0x8-b	0x4 - 7	0x0-3
0	0					
1	1	0	d	С	b	а
2	0					
3	1	0	h	g	f	е
4	0					
5	0					
6	0					
7	0					

10220 10230



Read Data in Direct-Mapped Cache (12/15)

• Read cache block 1, data is valid





Read Data in Direct-Mapped Cache (13/15)

• Cache block 1 tag does not match (0 != 2)





Read Data in Direct-Mapped Cache (14/15)

• Miss, so replace block 1 with new data & tag



•••





Read Data in Direct-Mapped Cache (15/15)

• Return word J



...

10220



Takeaway Questions

- What is the cache status when reading?
 - Read address 0x00000030?
 - Read address 0x000001C?







Takeaway Questions

- 0x0000030 a <u>hit</u>
 - Index = 3, Tag matches, offset = 0, value = <u>e</u>
- 0x000001C a miss
 - Index = 1, tag mismatch, so replace from memory, offset = 0xc, value = <u>d</u>
- Read values must = memory values whether or not cached
 - 0x0000030 = e
 - 0x000001C = d







Outline

- Memory Hierarchy
- Memory Caching
- Cache Basics
- Direct-Mapped Cache
- Read Data in Direct-Mapped Cache
- Directed-Mapped Cache Hardware



Directed-Mapped Cache Hardware (1/8)





Directed-Mapped Cache Hardware (2/8)





Directed-Mapped Cache Hardware (3/8)



# RISC-\	/ asse	mbly	code
	addi	\$t0,	\$0,5
loop:	beq	\$t0,	\$0, <mark>done</mark>
	lw	\$t1,	0x4(\$0)
	lw	\$t2,	0xC(\$0)
	lw	\$t3,	0x8(\$0)
	addi	\$t0,	\$t0, -1
	j	loop	
done :			

Miss Rate = 3/15

20%

Temporal Locality Compulsory Misses



Directed-Mapped Cache Hardware (4/8)





Directed-Mapped Cache Hardware (5/8)

- Increase block size
 - Block size , b = 4 words
 - C = 8 words, direct mapped (1 block per set)
 - Number of blocks, B = C/b = 8/4 = 2





Directed-Mapped Cache Hardware (6/8)

- Increase block size
 - Block size , b = 4 words
 - C = 8 words, direct mapped (1 block per set)
 - Number of blocks, B = C/b = 8/4 = 2





National Yang Ming Chiao Tung University Computer Architecture & System Lab

Directed-Mapped Cache Hardware (7/8)



Block Byte Memory Tag Set Offset Offset Address 27 V Tag Data **►**0 Set 1 00...00 Set 0 mem[0x00...0C] mem[0x00...08] mem[0x00...04] mem[0x00...00] 127 132 132 132 /32 2 1 10 8 32 Hit Data

63



Directed-Mapped Cache Hardware (8/8)

	addi	\$t0,	\$0,	5
loop:	beq	\$t0,	\$0,	done
	lw	\$t1,	0x4((\$0)
	lw	\$t2,	0xC	(\$0)
	lw	\$t3,	0x8((\$0)
	addi	\$t0,	\$t0,	, -1
	j	loop		
done:				

Miss Rate = 1/15

= 6.67%

Larger blocks reduce compulsory misses through spatial locality





Conclusion

- We would like to have the capacity of disk at the speed of the processor: unfortunately this is not feasible
- So we create a memory hierarchy:
 - each successively lower level contains "most used" data from next higher level
 - exploits temporal & spatial locality
 - do the common case fast, worry less about the exceptions
- Locality of reference is a Big Idea