Survey of Hardware verification in HOL.

Luc Claesen

IMEC / Kath. Univ. Leuven, Kapeldreef 75, B-3001 Leuven Belgium

Abstract.

A summary on the formal hardware verification research has been given, with the emphasis on the usage of the HOL theorem proving assistant. This tutorial provided an overview of abstraction levels of design and design aspects as a basis to classify the research in formal hardware verification. An overview of representative formal verification techniques in HOL as well as in other hardware verification methods has been given. A copy of the slides used for the tutorial are available from the author. Good introductions into the use of HOL for hardware verification and its application to the formal verification of small microprocessor like designs are given in the references below.

References

- M.J.C. Gordon, "Why Higher Order Logic is a Good Formalism for Specifying and Verifying Hardware", in Formal Aspects of VLSI Design, Ed. G. Milne and P.A. Subrahmanyam, North Holland, 1986, pp. 153-178.
- [2] A. Camilleri, M. Gordon, T. Melhem, "Hardware Verification using Higher-Order Logic", From HDL to Guaranteed Correct Circuit Design, Ed. D. Borrione, North Holland, 1987, pp. 43-67.
- [3] G. Birtwistle, B. Graham, "new_theory 'HOL';; An Introduction to Hardware Verification in Higher-Order Logic", University of Calgary, to be published as a book.
- [4] J.J. Joyce, "Multi-Level Verification of Microprocessor-Based Systems", Ph.D. Thesis University of Cambridge, December 1989.
- [5] R. Cardell-Oliver, J. Herbert, J. Joyce, "The Cambridge HOL System: An Introduction to Interactive Machine-Assited Theorem-Proving in Higer-Order Logic", Course Notes of Seminars and Lab Workshops held in The University of British Columbia Campus, Vancouver, Canada, June 4-8.
- [6] -, "HOL Documentation Case Studies".