

Reducing Circuit Soft Error Rate (SER): From Combinational to Sequential Circuits

Kai-Chiang Wu and Diana Marculescu
Department of Electrical and Computer Engineering
Carnegie Mellon University
{kaichiaw, dianam}@ece.cmu.edu

Due to current technology scaling trends such as shrinking feature sizes and decreasing supply voltages, nanoscale integrated circuits are becoming increasingly sensitive to radiation-induced transient faults (soft errors). Logical masking, electrical masking, and latching-window masking, which prevent transient events in logic circuits from being latched into memory elements, are weakened with continuous scaling trends. Therefore, soft errors, which have been a great concern in memories, are now a main factor in reliability degradation of logic circuits. A predictive model [1] showed that, unless explicitly dealt with, the SER of logic is expected to be comparable to that of unprotected memories.

In this session, I will introduce three approaches for soft error rate (SER) reduction. The first one [2], based on *redundancy addition and removal* (RAR), estimates the effects of redundancy manipulations and accepts only those with positive impact on circuit SER. Several metrics and constraints are proposed to guide the RAR algorithm toward SER reduction in an efficient manner. The second approach [3], based on *selective voltage scaling* (SVS), assigns a higher supply voltage to gates that have large error impact and contribute most to the overall SER. The number of gates operating at the higher voltage level, positively correlated with the power overhead, can be bounded by the appropriate use of level converters. The third approach [4], based on *clock skew scheduling* (CSS), adjusts the arrival times of clock signals to memory elements (latches or flip-flops) such that the probability of capturing unwanted transient pulses is decreased, as a result of more latching-window masking.

These three techniques (RAR, SVS, and CSS) target different parts of logic circuits. Given a logic circuit, the RAR-based approach focuses on restructuring its combinational block, while the approaches using SVS and CSS involve modifications on the power distribution and clock network, respectively. All of these proposed approaches, when integrated and applied in a particular order (*i.e.*, RAR \rightarrow SVS \rightarrow CSS), can thus provide additive improvements in SER.

REFERENCES

- [1] P. Shivakumar *et al.*, "Modeling the Effect of Technology Trends on the Soft Error Rate of Combinational Logic," *DSN '02*.
- [2] K.-C. Wu and D. Marculescu, "Soft Error Rate Reduction Using Redundancy Addition and Removal," *ASP-DAC '08*.
- [3] K.-C. Wu and D. Marculescu, "Power-Aware Soft Error Hardening via Selective Voltage Scaling," *ICCD '08*.
- [4] K.-C. Wu and D. Marculescu, "Clock Skew Scheduling for Soft-Error-Tolerant Sequential Circuit," *DATE '10*.